



1/5



1


*FIG. 1*

2/5



11

FIG. 2



12

FIG. 3

CONTROL REGISTER																									
BIT	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16									
NAME	RESERVED																								
TYPE	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r									
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0									
BIT	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0									
NAME	RESERVED																AULBL								AULBM
TYPE	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r								r	
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0								0	

24

FIG. 4

AULBM	0 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1
AULBL	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1	0 1 0 0 1 1 0 0 1 1 0 1 1

FIG. 5

4/5




FIG. 6




FIG. 7